A new proposal could boost cache efficiency and performance significantly, at the very time we need it most. Will CPU designers bite?

AMD may have doubled the per-core L3 cache on its 7nm Rome server CPUs, along with various architectural changes and improvements.

Using stacked DRAM as a hardware cache has the advantages of being transparent to the OS and perform data management at a line-granularity but suffers from reduced main memory capacity.